

**Amendments to the Claims**

1. (Currently Amended) An electrostatic discharge (ESD) protection circuit comprising:

an NMOS transistor connected between an input/output pad and a ground, the NMOS transistor having a parasitic bipolar transistor; and

at least one diode connected between the input/output pad and the NMOS transistor, ~~a cathode of said at least one diode being connected to the~~  
ground.

2. (Original) The ESD protection circuit of claim 1, wherein an output terminal of the diode is connected to a base of the parasitic bipolar transistor.

3. (Original) The ESD protection circuit of claim 1, wherein the diode is a PN diode.

4. (Original) The ESD protection circuit of claim 1, wherein the at least one diode includes a plurality of N diodes.

5. (Original) The ESD protection circuit of claim 1, wherein the at least one diode includes a plurality of N diodes, and

a count of the diodes N of the plurality of N diodes is determined so as to stop a current flow through the at least one diode during a normal operation of a chip.

6. (Original) The ESD protection circuit of claim 4, wherein, the plurality of N diodes are connected in series to each other in a forward direction.

7. (Original) The ESD protection circuit of claim 4, wherein p+ and n+ junctions of a first diode of the plurality of N diodes are connected to the input/output pad and a p+ junction of a second diode of the plurality of N diodes, respectively,

the second diode through the N-1 diode of the plurality of N diodes are connected such that an n+ junction of each of the second diode through the N-1 diode is connected to the p+ junction of a subsequent diode, and

an n+ junction of an N diode is connected to the substrate.

8. (Currently Amended) An electrostatic discharge (ESD) protection circuit comprising:

an input/output pad;

a plurality of N diodes connected in series between the input/output pad and a substrate of an NMOS transistor; and

the NMOS transistor is connected between the input/output pad and has a parasitic bipolar transistor connected to the plurality of N diodes, the cathode of at least one of said plurality of N diodes being connected to a ground.

9. (Currently Amended) The ESD protection circuit of claim 8, wherein the substrate is a p-type substrate and connected to a said ground.

10. (Original) The ESD protection circuit of claim 8, wherein the plurality of N diodes are PN diodes.

11. (Original) The ESD protection circuit of claim 8, wherein a number of N diodes in the plurality of N diodes is determined so as to stop a current flow through the plurality of N diodes during a normal operation of a chip.

12. (Original) The ESD protection circuit of claim 8, wherein p<sup>+</sup> and n<sup>+</sup> junctions of a first diode of the plurality of N diodes are connected to the input/output pad and a p<sup>+</sup> junction of a second diode of the plurality of N diodes, respectively,

the second diode through the N-1 diodes of the plurality of N diodes are connected such that an n<sup>+</sup> junction of each of the second diode through the N-1 diode is connected to the p<sup>+</sup> junction of a subsequent diode; and

an n<sup>+</sup> junction of an N diode is connected to the substrate.

13. (Original) The ESD protection circuit of claim 8, wherein the output terminal from the Nth diode of the plurality of N diodes is connected to the base of the parasitic bipolar transistor.

14. (Currently Amended) An electrostatic discharge (ESD) protection circuit comprising:

an input/output pad;

at least two diodes connected in parallel between the input/output pad and a substrate of an NMOS transistor; and

the NMOS transistor is connected between the input/output pad and has a parasitic bipolar transistor connected to the plurality of N diodes the cathodes of said diodes being connected to a ground.

15. (Currently Amended) The ESD protection circuit of claim 8 14, wherein the substrate is a p-type substrate and connected to ~~a~~the ground.

16. (Currently Amended) The ESD protection circuit of claim 8 14, wherein the diodes are PN diodes.

17. (New) An electrostatic discharge (ESD) protection circuit comprising:  
an input/output pad;

a plurality of N diodes connected in series between the input/output pad and a substrate of an NMOS transistor; and

the NMOS transistor is connected between the input/output pad and has a parasitic bipolar transistor connected to the plurality of N diodes, wherein the substrate is a p-type substrate and is connected to a ground.

18. (New) An electrostatic discharge (ESD) protection circuit comprising:

an input/output pad;

at least two diodes connected in parallel between the input/output pad and a substrate of an NMOS transistor; and

the NMOS transistor is connected between the input/output pad and has a parasitic bipolar transistor connected to the plurality of N diodes, wherein the substrate is a p-type substrate and is connected to a ground.